The gate-recessed GaN MOSFET on a Si substrate is demonstrated to achieve a record highest normalized transistor current (μC ox ) of 335 μA/V 2 (410 mA/mm at L G = 5 μm and only V G = 4 V), I ON /I OFF of 9 orders of magnitude, small 79 mV/dec sub-threshold slope, a low oxide/GaN interface trap density of 1.2 × 10 10 eV −1 /cm 2 , a low on-resistance of 17.0 -mm, a high breakdown voltage of 720-970 V, and excellent reliability of only 40 mV V T after 175 • C 1000 s stress at maximum drive current. Such excellent device integrities are due to the high-κ gate dielectric and the high conduction band offset ( E C ) of SiO 2 /GaN. From the calculation results of self-consistent Schrödinger and Poisson equations, the good reliability of GaN MOSFET is related to the confined carrier density within the GaN channel, which is in sharp contrast to the strong wave-function penetration into the high-trap density AlGaN barrier in the AlGaN/GaN HEMT. GaN, MOSFET, high-κ, reliability, interface. 
I. INTRODUCTION
The ideal transistor requires low off-state current (I OFF ) to save power, high on-current (I ON ) to increase the circuit speed, small turn-on sub-threshold swing (SS) to lower switching power, small supply voltage (V DD ) for low power operation, versatile high V DD for power electronics and communication applications, and good reliability. To reach these goals simultaneously, both high mobility and wide energybandgap materials are the key solution [1] . Besides, the wide bandgap channel MOSFET has new application for logic CMOS, because it can lower the increased I OFF in the highly scaled deep X-nm FinFET by quantum-mechanical direct tunneling [1] .
Among available materials, the GaN is one of the ideal candidates with the merits of high mobility, high saturation velocity, and high breakdown field [1] - [17] . Thus, excellent RF power performance has been realized by AlGaN/GaN HEMT [14] - [17] . Yet the GaN MOSFET [1] - [13] has the positive threshold voltage (V T ) and lower leakage current than HEMT, which is more preferable for system application. Besides, the AlGaN barrier in AlGaN/GaN HEMT is difficult to scale down due to the gate leakage current, which limits further improvement of gate capacitance and transistor's drive current.
Previously, using a high-κ gate dielectric, we reported high I ON and reasonable breakdown voltage (V BD ) in gaterecessed GaN MOSFET [11] . However, the very poor I OFF and SS are the major drawbacks. In this paper, we report a normally-off gate-recessed GaN MOSFET on Si substrate, using the HfAlO/SiO 2 gate dielectric. In addition to the reached highest normalized drive current (I ON,nor ) of 335 μA/V 2 , 10 9 I ON /I OFF , small SS of 79 mV/dec, a low oxide/GaN interface trap density (D it ) of 1.2 × 10 10 eV −1 /cm 2 , a positive V T of 0.55 V, and a high V BD of 720∼970 V were achieved simultaneously. Besides, excellent reliability of only 40 mV ΔV T was measured after 175 • C 1000 sec stress at the maximum drive current. The excellent reliability is further supported by the quantum-mechanical simulation, where the electron wave-function is confined in GaN channel and quite different from the severe wavefunction penetration into the AlGaN barrier in a HEMT. This device has steep SS comparable with metal-gate/high-κ Si MOSFET, with much better I ON /I OFF and much higher V BD .
II. EXPERIMENTS
The device structure in Fig. 1 has a low-temperature grown AlGaN buffer on (111) Si wafer, a 1-μm GaN active layer, a 30-nm AlGaN barrier, and a 2-nm GaN. A thin 2.5-nm thick AlN etching stop layer was inserted in AlGaN barrier to improve the etching selectivity [13] , [18] . Then mesa isolation and gate region were recess etched by using BCl 3 /Cl 2 RIE. A thin 3-nm thick AlGaN layer beneath the AlN layer was used to prevent RIE damage to GaN channel. The gate dielectric of 1-nm SiO 2 and 5-nm high-κ HfAlO were formed by ALD [19] - [23] . Then the gate dielectric was annealed at 400 • C for 5 min under oxygen ambient, to improve the quality of gate oxide and oxide/GaN interface [20] - [23] . In comparison with previous PVD-deposited SiO 2 , the in-situ formed SiO 2 shows much improved interface trap density. The interfacial SiO 2 not only lowers the interface reaction but also increases the oxide/GaN barrier height [11] , [12] , [23] . After opening contact window, the ohmic contacts were formed by Ti/Al/Ti/Au deposition and rapid thermal annealing (RTA) at 850 • C for 30 sec in a nitrogen ambient. Then high work-function Pt/Au was deposited and patterned to form the metal-gate with a size of 5-μm × 100-μm. An asymmetric drain and source was used to improve the V BD [11] , [24] . For comparison, the control AlGaN/GaN HEMT devices, without the AlN layer, were also made. The C−V data were measured by using Agilent E4980A at a step voltage of 0.2 V and sweep time of 110 to 88 ms. 
III. RESULTS AND DISCUSSION
The unique feature of GaN MOSFET for logic application is its large bandgap that increases the quantum-mechanical tunneling barrier height from source to drain [1] . As the FinFET scales to deep X-nm region, the I OFF is limited by direct tunneling current density (J DT ) under electrical channel length, without considering the drain depletion. The J DT can be approximately expressed as [1] , [25] :
(1)
The B and C are the constant; φ b , E, t b , and m * are the tunneling barrier height, electric field, thickness, and effective mass, respectively. The conventional method to lower the J DT is to decrease the tunneling E field, where the lowered drain current (I D ) can be compensated by the high mobility channel. Unfortunately, the high mobility Ge [23] and InGaAs has much smaller bandgap and φ b than Si that increase J DT exponentially. The better method is to increase φ b , decrease E field, and use high mobility channel at the same time, which can be realized by using high-mobility wide-bandgap material such as GaN. Fig. 2 plots the φ b dependence on J DT for Si and GaN MOSFET with a 7 nm electrical channel length. The J DT can be lowered by increasing the φ b using highly p + channel doping, where the maximum φ b is close to bandgap energy. However, the random dopant variation is a severe issue in such small dimension. To avoid this problem, the channel doping can be lowered under the fully depleted condition. Unfortunately, the maximum φ b decreases to half of the bandgap energy that increases the J DT exponentially. Besides, the drain-induced barrier lowering (DIBL) will also lower the φ b . The source-drain dopant diffusion into channel will further decrease the electrical t b with an exponential dependence on J DT . As shown in Fig. 2 , the J DT can be lowered by several orders of magnitude if the Si is replaced by GaN. Nevertheless, the lacking of high performance GaN MOSFET on Si substrate is the major challenge for this technology. 
The L G , W G , V G , C ox , and μ are the gate length, width, voltage, gate capacitance, and mobility, respectively. For lowpower logic CMOS application, the steep SS, comparable with metal-gate/high-κ Si MOSFET [19] , is essential to turn on the transistor fast; the even better I ON /I OFF or I OFF than Si MOSFET is vital to improve the leakage power consumption. For power application, the high I ON is important to improve the power density, chip size and cost of power module for system application [24] . The low V T is required to integrate with the low V DD of Si sub-μm CMOS control IC [11] . It is important to notice that the I ON,nor of control AlGaN/GaN HEMT is comparable with or slightly better than the published data in [14] - [17] . It is essential to notice that the battery in mobile communication only provides a positive voltage and requires extra circuit to generate the negative V G bias. Although the high mobility is the merit of HEMT, the gate-recessed MOSFET has 5 times higher I ON,nor than that of HEMT. Thus, both gate capacitance (C ox = ε 0 κ/t) and mobility at high V G , or high effective field (E eff ), should be considered to reach the high I ON,nor . Besides, the mobility in a transistor decreases rapidly with increasing V G and E eff [19] - [23] , and therefore the HEMT mobility operated at high V G is much lower than the Hall mobility measured at a low electric field. The small C ox of thick AlGaN gate dielectric in HEMT is another limiting factor to cause the low I ON,nor . One reason to reach the excellent I OFF compared with previous gate-recessed GaN MOSFET [11] is due to the good RIE etching controllability. The gate over recess can cause device failure, while under recess leads to negative V T and high I OFF . Fig. 5 shows the etching depth versus time. The etching rate is slower when the AlGaN is etched to AlN. However, the AlN thickness is limited to 3 nm, because the thick AlN will cause the high strain, interface roughness, and poor mobility. Careful RIE etching control is still needed even with AlN layer.
We further measured the frequency ( f )-dependent C G −V G characteristics of GaN MOSFET. As shown in Fig. 6(a) , little change of C G −V G slopes from depletion to accumulation can be found as increasing f from 3 kHz to 1 MHz. These results indicate the good oxide/GaN interface. The C − V curves of metal-gate/high-κ GaN MOSFETs, swept between −4 and 7 V and measured at 3 kHz to 1 MHz, has small hysteresis of 0.25∼0.08 V, indicating the good high-κ dielectric quality. We also used the conductance (G p ) method to extract the D it . Fig. 6(b) shows the D it and G p /ω as a function of f. The D it is obtained from the G p /ω peak [26] - [29] , where ω is the angular frequency. A low D it of 1.2 × 10 10 eV −1 /cm 2 is obtained, the lowest reported data among GaN MOSFET [2] - [13] . Because of the large high-κ gate capacitance and the small D it , the D it extraction by conductance method is accurate due to C ox > qD it [29] . Such a low D it value is also consistent with the measured small SS of only 79 mV/dec. In high-κ/Si [22] and high-κ/Ge MOSFETs [23] without interfacial SiO 2 , the interface reaction largely degrades the D it . The excellent D it in this work is due to the SiO 2 to lower high-κ and GaN reaction.
The high voltage operation and good reliability are the necessary characteristics for power device. Fig. 7 shows VOLUME 4, NO. 5, SEPTEMBER 2016 249 The I ON has only slight variation during stress, but the I OFF becomes better with increasing stress time. The I ON /I OFF improves from initial 10 9 to 10 10 after stress, which may be related to the electrons trapping/de-trapping inside GaN. Fig. 8(b) shows the I D − V G characteristics before and after stress at 175 • C and I ON,max for 1000 sec. The ΔV T after 175 • C stress is only 40 mV, which is the best data among reported GaN MOSFET [2] - [13] . This result further supports the excellent gate oxide and MOS interface, consistent with the small SS and very low I OFF . For comparison, the I D − V G hysteresis of fresh device before bias-temperature stress is also plotted in Fig. 8(c) , which has a small ΔV T of 15 mV.
To further investigate such excellent stress reliability, the self-consistent Schrödinger and Poisson equations were solved for both AlGaN/GaN HEMT and gate-recessed metalgate/high-κ GaN MOSFET. Figs. 9(a) and 9(b) are the calculated data of electron wave-function and carrier density distributions for AlGaN/GaN HEMT, respectively. The polarization induced a thin layer of charge at the interface [30] with a two-dimensional electron gas (2DEG) density of 1 × 10 13 cm −2 that agrees with the Hall measurement data well. At this high 2DEG density, electron wave-functions of ground and two excited states were populated, but penetrates into AlGaN.
The wave-function penetration into AlGaN barrier can be observed clearly from the carrier density distribution, which is due to the small conduction band offset (ΔE C ) of 0.34 eV and the elevated quantum energy levels. It is well known the Al-content compound semiconductor such as AlGaAs, InAlAs, and AlGaN have high trap densities. During the device operation, the energetic channel hot electrons can be easily trapped inside the AlGaN defect centers and cause device performance degradation.
Figs. 9(c) and 9(d) present the calculated data of electron wave-function and carrier density distributions for gaterecessed metal-gate/high-κ GaN MOSFET, respectively. At an inversion density of 1 × 10 13 cm −2 induced by MOS V G , the ground and two excited states were also found. Although the quantum confinement lifts the energy levels, the electron wave-functions are still confined within the 250 VOLUME 4, NO. 5, SEPTEMBER 2016 GaN well. The interfacial SiO 2 gate dielectric not only lowers the remote phonon scattering and increase the mobility, but also increases ΔE C . Such large ΔE C is crucial to confine the energetic channel hot electrons during device operation, which explains the excellent reliability even at I ON,max and 175 • C stress. This large bandgap ultra-thin SiO 2 interfacial layer has been implemented in metal-gate/high-κ Si CMOS manufacture to improve the remote phonon scattering and increase the drive current [19] , [22] . The oxidized AlGaN under selective-etching process may be the other potential mechanism to passivate the GaN surface and reach good interface compared with previous work [11] .
IV. CONCLUSION
Excellent device performance of the highest I ON,nor , high V BD , low R on , and the best reliability are achieved in gaterecessed metal-gate/high-κ GaN MOSFET simultaneously. This device has steep SS comparable with the metalgate/high-κ Si MOSFET, but having significantly larger I ON /I OFF and higher V BD . The excellent stress reliability is attributed to the large ΔE C between the high-κ gate dielectric and GaN channel, which is in sharp contrast to the strong wave-function penetration into AlGaN barrier in the AlGaN/GaN HEMT.
